This is not about replacing Verilog. It’s about evolving the hardware development stack so engineers can operate at the level of intent, not just implementation.
Results that may be inaccessible to you are currently showing.
Hide inaccessible results